Abstract : A study of n-channel MOS transistors stressed under Fowler Nordheim injection was made both at room temperature and low temperature (77 K) . Using alternatively positive and negative bias one can create interface states or bulk oxide charge at 300 K. This is comparable to ionising irradiation. At 77 K a slight reverse annealing occurs , due to the weak neutralization of interface states , under negative bias. Under positive bias no significant threshold voltage shift occurs at low temperature, almost all the interface charge being compensated by the oxide charge.
INTRODUCTION
There is a field where some work has been made in the last few years in cryogenic electronics: it is the ionising radiation effects on microelectronic Metal Oxide Semiconductor transistor devices . Quite recently some progress has been made in the CMOS technologies [ l] .Cryogenic radiation hard technologies have emerged based on the progress of submicronic integration of devices. However it is still interesting to investigate key issues in other degradation effects at cryogenic temperatures. This is the scope of our present work.
IRRADIATION AND CHARGE INJECTION : DEGRADATION
As the temperature lowers ,the Debye length reduces and operation of MOS devices is favourable due to leakage current reduction . At low temperature after ionising radiation exposure the threshold voltage shift is similar for either p-channel and n-channel devices due to the dominant contribution of self trapped holes in the gate oxide Vt shift at temperatures lower than 100 K [2] is significantly higher than at room temperature. Due to the annealing considerations , the radiation tolerance can only be kept for low dose rates [2] for micronic technologies. Deep submicronic technologies are more radiation tolerant due to tunnel annealing through the thin gate oxide [l] . There are great similarities between ionising irradiation effects on the gate oxide and degradation of the oxide by injected charges from both the gate and the bulk silicon. At room temperature these degradation effects have been thoroughly addressed by many authors for standard CMOS technologies [3-111. In today's context of development of microelectronics for long lasting high energy physics experiments [ 121 , this is a crucial issue , therefore stress experiments on radiation hard devices from the development batches of a SO1 (thick film) technology have been made.
MEASUREMENTS AND RESULTS
The devices under study were fabricated on a SO1 substrate with an epitaxial film grown o n the original substrate. The (Metal Oxide Semiconductor) MOS transistors used for this study had a designed gate length is of the order of 0.6 micrometers and the gate width 25 1 0' loo STRESS TIME (r) STRESSTIME t . ) (a) (b) Figure 1 : (a) plot of the threshold voltage shift , with its contributions from the trapped oxide charge , the interface charge , versus stress time. All the measurements were made at 300 K on a n-channel structure biased positively (gate bias + 15.4 V). (b) same plot with measurements made at 300 K on a n-channel structure already stressed positively. The gate bias during stress was negative (-15.4 V).
The difference between hard and soft oxides could then be the fact that the concentration of precursors in the oxide is lower for a hard oxide than for a soft one. If the E' centers are the dominant traps for holes gamma irradiation creates E' centers (trivalent defect associated with an oxygen vacancy). Precursors can exist in the silicon rich area , near the c:Si /a:SiOz interface.
When the device is subsequently stressed with opposite bias (-15.5 Volts on the gate ( figure   l(b) ) the threshold voltage shift is due to positive oxide charge creation with a very low interface state creation . This could be due to hot hole injection from the substrate into the oxide, that could create E' centers in a two step process , first precursors (oxygen vacancies) are created, then the holes are trapped by the defects to form positively charged E' centers.
A relatively low number of holes generate Pb interface centers . A quantitative approach may be introduced, to determine a capture cross section for carriers (holes) of the E' precursors.
If J is the current density (carrierkm's) , CI the capture cross section (cm') , and ht the number of centers in the oxide under study , one obtains : J CI = dnol/dt by integration , this leads to : 0 J.t = not where t is the total injection time . notcan be deduced from the relation CO, AVot =q nOl where Cox is the oxide capacitance and AVot the threshold voltage shift due to the oxide trap ed charge. With the values used for this study (t= 2500 s, not = 15000 ) we obtain : (J= 6 10-cm2 , which is a relatively weak value for a capture cross section , this suggest that the centers are originally neutral and are not coulombic defects. That interpretation is in agreement with the E' center generation model.
A conclusion can be drawn : electrical stressing with positive gate biasing followed by negative gate biasing is apparently equivalent to ionizing irradiation for a n channel device; in the sense that the charge in the oxide is compensated at the end of biasing process by the interface charge (see figure 2 ) . A quantitative approach is more difficult since the energy deposited in the oxide during electrical stressing is a necessary parameter.
Low temperature results
At low temperature the picture is different (Figure 2) . For positive bias , the threshold voltage shift remains stable during stress , both the oxide charge and interface charge increase on a fresh sample . The oxide trapped charge does not increase greatly during stressing under negative bias , holes do not seem to be injected easily from the substrate to the silicon dioxide , this proves that this injection mechanism is temperature dependent , or that the traps are not effective at this temperature. E' generation could also be low in these conditions , the remaining holes being trapped in shallow polaron states at this temperature in the same way as the during irradiation r21. It has been shown in a previous work that the annealing of polaron states (or self trapped holes) is greatly enhanced by electric fields above 5 MV/cm , this explain the apparent low positive charge introduction rate. One stringent feature of these results is that the low temperature stressing at negative bias results in a negative shift of the interface state threshold voltage shift. The most plausible interpretation is that an anneal of Pb centers occurs due to holes neutralizing negatively charged Pb centers :
Hole (from the bulk silicon ) + Pb (negatively charged ) + Pb anneal (neutral)
There is no evidence for oxide charge annealing , demonstrating that neutralization of E' centers is less important than the neutralization of interface states.
. CONCLUSIONS
Fowler Nordheim injections were made on MOS devices at low temperature . Positive bias injection does not create many E' centers in the bulk oxide (at 300K or at 77K).
Tunneling electrons do not create bulk defects close enough to the interface and that they have not enough energy to create neutral .defects through a electronic process [13] . Holes migrate through polaronic hopping in the opposite direction and could contribute to the weak generation of stable E' centers (1 1) at room temperature but it seems that the fast transport o f , holes (electric field enhanced) generates more interface states (Pb like) than bulk defects. With positive bias most of the current is formed of electrons, the holes being minority carriers, in a sufficient number to generate Pb centers. Under negative bias only oxide traps precursors can be generated by , possibly, incoming electrons from the gate . The macroscopic effects were understood by the combination of microscopic mechanisms close to the ones acting during ionizing irradiation . The presence of a weak reverse annealing process was established at low temperature.
